5-stage pipelined processor from the components we had been making all semester long in the class. This design was implemented under the RISC-V ISA and took into account many hazards (structural, control, and data). It was implemented in VHDL simulated/testing in ModelSim. The program that was run through it to test can be seen on the left. The processor had to divide operation then store the result in memory